In this paper, we will discuss the major factors that limit operation speeds of HBTts and FETrs fabricated with III-V materials.
2. Delay in Devices and Velocity Overshoot Figure 1 illustrates representative deviee structures (Hgt, SIT, FET) . Al '5) . Here, w€ discuss average velocity again. Figure 5 illustrates the average velocity rr., and final velocity v, in i-GaAs simulated for a spacing of 0.1 llm. Transverse axis is taken as potential differenee. 4 r"., is as high as 6x10' cm/s at an optimum field. We should note that the overshoot is completed at around 0 .5 V and r"r, 
